Abstract-We have fabricated high-κ TaN/Ir/TiLaO/TaN metal-insulator-metal capacitors. A low leakage current of 6.6 × 10 −7 A/cm 2 was obtained at 125
I. INTRODUCTION
T HERE is a continuing demand to increase the capacitance density (ε 0 κ/t κ ) of the metal-insulator-metal (MIM) capacitors [1] - [16] . To achieve this, the MIM devices have evolved by using higher κ dielectrics such as SiN [3] , [4] , [12] , [13] , and SrTiO 3 (STO) [14] - [16] . Unfortunately, increasing the κ value usually decreases the conduction band offset (∆E C )with respect to the metal electrode. For STO [17] , ∆E C can even be slightly negative. A low ∆E C leads to unwanted leakage current for a MIM device at high temperatures [16] , where such increase in the operational temperature is unavoidable due to the increased circuit density and higher power dissipation. Although STO shows higher κ values and good device characteristics, a higher process temperature > 450
• C for nanocrystal formation and thicker thickness to reduce leakage are necessary. This exceeds the maximum temperature (400 • C) permitted for backend integration [14] - [16] .
Here, we report low thermal leakage TiLaO MIM capacitors using a high work-function Ir electrode, which are processed at 400
• C. We measured leakage currents of 1 × 10 −7 and 6.6 × 10 −7 A/cm 2 at 1 V at 25
• C and 125 • C, respectively; these currents are lower than those in the previously reported TiTaO and 400
• C-processed STO capacitors.
II. EXPERIMENTAL PROCEDURE
The high-κ TiLaO MIM capacitors were fabricated on standard Si wafers. To permit VLSI backend integration, the process began with depositing a 2-µm-thick SiO 2 isolation layer on the Si substrates. Then, a 50-nm TaN was deposited on a 200-nm Ta layer by sputtering and used as the lower capacitor electrode. The TaN surface was then given a plasma treatment to increase the oxidation resistance before the high-κ deposition and postdeposition annealing (PDA) [5] , [6] . A 15-nm-thick Ti x La 1−x O (x ∼ 0.67) film was deposited by PVD, followed by a 400-
• C PDA in an oxygen ambient to reduce the defects and the leakage current [3] (the TiLaO thickness was later measured by cross-sectional transmission electron microscopy). Finally, 20-nm Ir and/or 50-nm TaN were deposited and patterned to form the top electrode. A large capacitor size of 100 µm × 100 µm was chosen to avoid any variations in dimensions arising from lithography. The devices were characterized by C-V and J-V measurements.
III. RESULTS AND DISCUSSION
In Fig. 1 , we show the C-V , J-V , and thermal-stability characteristics of TaN/TiLaO/TaN and TaN/Ir/TiLaO/TaN devices. A comparison with other data is summarized in Table I . A high capacitance density of 24-24.5 fF/µm 2 was measured for the TiLaO MIM devices, which gives a high-κ value of ∼45 for the TiLaO dielectric. A leakage current of 2.2 × 10 −6 A/cm 2 at −1 V was measured for the TaN/TiLaO/TaN MIM capacitor close to that of an Ir/TiTaO/TaN device (Table I ) with a slightly lower capacitance density. Since the work function of the TaN on TiLaO is ∼0.7 V lower than that of Ir on TiTaO, the comparable leakage current indicates that the TiLaO is a better choice for MIM capacitors than TiTaO. This is confirmed by the five times lower leakage current of 1 × 10 −7 A/cm 2 in the TaN/Ir/TiLaO/TaN device compared with the Ir/TiTaO/TaN capacitor. This improved leakage current, at a comparable capacitance density, is due to the higher ∆E C between metal and high-κ interface, which lowers the leakage current exponentially. A similar lower leakage current was also reported by adding higher ∆E C Al 2 O 3 into HfO 2 MIM capacitor [9] . The 0741-3106/$25.00 © 2007 IEEE small changes of J-V and C-V , after 400-• C N 2 annealing, indicate that the thermal stability is acceptable. Note that good thermal stability was reported for metal-gate/high-κ pMOS for Ir on HfAlON at Rapid Thermal Anneal (RTA) temperatures up to 900
• C [17] . A larger ∆E C at the metal/high-κ interface is very important at 125
• C, which is a temperature required for both DRAM and nonvolatile memory [18] . This is shown in the comparison with STO: The leakage current (at −1 V) of a 400
• Cformed Ni/STO/TaN capacitor increased from 2 × 10 −7 to 5 × (Table I) , whereas in the TaN/Ir/TiLaO/TaN capacitor, it only increased from 1 × 10 −7 to 6.6 × 10 −7 A/cm 2 . Although the work function of the Ir electrode (5.27 eV) is slightly higher than Ni (5.1 eV), the improved 125-
• C leakage current can be attributed to the large ∆E C . We note that La 2 O 3 has the highest ∆E C with respect to Si (2.3 eV) compared with HfO 2 (1.5 eV), ZrO 2 (1.4 eV), Ta 2 O 5 (0.3 eV), and STO (−0.1 eV) [19] .
To investigate the current conduction mechanism we plot, in Fig. 2 , ln(J) versus E 1/2 for the TaN/Ir/TiLaO/TaN MIM capacitors
Here, K ∞ is the high-frequency dielectric constant (= n 2 ). The refractive index n is 2.57 or 1.9 for TiO 2 or La 2 O 3 [20] , and η is 1 or 4 for Schottky emission (SE) or Frenkel-Poole (FP) conduction, respectively. The data fitting suggests that the current conduction mechanism of the TaN/Ir/TiLaO/TaN device changes from SE at low electric fields to FP at higher fields. In contrast, the TaN/TiLaO/TaN devices fit an SE description at both low and high fields.
The SE barrier height (V b ) at 125
• C was determined from J/T 2 -E 1/2 plots (Fig. 3) . Values for V b were 0.57 and 1.35 eV for TiLaO devices at 125
• C with TaN and Ir top electrodes, respectively. The large V b difference explains the reduced leakage current and the weaker temperature dependence in the TaN/Ir/TiLaO/TaN devices. Thus, a low leakage current at high temperature can be obtained in MIM capacitors by combining a high-κ dielectric, having a high ∆E C , with a high work-function metal electrode.
IV. CONCLUSION
A high capacitance density and low leakage current at 125
• C have been achieved in Ir/TiLaO/TaN MIM capacitors. The device-processing temperature of 400
• C would enable them to be integrated into the VLSI backend technology and be used in multiple functions associated with system-on-a-chip.
